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Abstract. This paper presents a four-quadrant multiplier 
based on square-law characteristic of floating gate 
MOSFET (FGMOS) in saturation region. The proposed 
circuit uses square-difference identity and the differential 
voltage squarer proposed by Gupta et al. to implement the 
multiplication function. The proposed multiplier employs 
eight FGMOS transistors and two resistors only. The 
FGMOS implementation of the multiplier allows low volt-
age operation, reduced power consumption and minimum 
transistor count. The second order effects caused due to 
mobility degradation, component mismatch and tempera-
ture variations are discussed. Performance of the proposed 
circuit is verified at ±0.75 V in TSMC 0.18 µm CMOS, 
BSIM3 and Level 49 technology by using Cadence Spectre 
simulator. 
Keywords 
FGMOS, low-voltage, low-power, four-quadrant, 
multiplier. 
1. Introduction 
Increasing density of components on chip and grow-
ing demand of battery-powered portable equipments have 
directed the research towards the development of low-
voltage low-power analog signal processing circuits. Such 
research involves finding new and promising design tech-
niques so that the complete system could meet the specified 
design constraints. Threshold voltage is one of the most 
important design parameter for low voltage analog circuit 
designers. Threshold voltage reduction not only helps in 
reducing the supply voltage requirement but also the power 
consumption in many analog applications. Various low-
voltage low-power techniques reported in literature include 
sub-threshold MOSFETs, level shifters, self cascode, bulk-
driven and FGMOS techniques [1–10]. In the last few 
years, FGMOS transistor has gained wide popularity be-
cause of its ability to reduce or remove the threshold volt-
age requirement of the circuit. Recently number of publi-
cations showing the application of FGMOS in various 
analog signal processing circuits such as voltage squarer 
and multiplier have been reported [7–11].  
Four-quadrant multiplier is an important and very 
useful building block in many analog signal processing 
circuits such as modulators, frequency doublers, adaptive 
filters etc. The Gilbert six transistor cell based on variable 
transconductance technique is very popular in bipolar tech-
nology [12], [13]. The proposed configuration uses expo-
nential characteristic of bipolar transistor and is useful for 
the frequency ranging from DC to unity gain frequency of 
BJT. Although the Gilbert multiplier has been the most 
widely used bipolar multiplier, it is not suitable for low 
voltage applications. Kimura [14] has proposed a bipolar 
multiplier which can operate at lower supply voltage 
(< 3 V) and can replace Gilbert multiplier for low voltage 
operation. The results of the multipliers based on MOS 
square-law characteristic are not as good as that produced 
by using exponential characteristic of BJT. Hence, several 
linearization techniques have been used to improve the 
performance of MOS based multipliers [15–19]. The mul-
tiplier proposed by Qin and Geiger [16] is based upon 
MOS version of Gilbert cell and uses differential active 
attenuators to increase the input signal swing. Soo and 
Meyer [17] have used cascaded MOS differential pair to 
implement four-quadrant multiplier with linearity compa-
rable to bipolar circuits over a wide input range. The sim-
plest form of four-quadrant analog multiplier consists of 
a pair of MOSFETs, a pair of current/voltage convertors 
and a subtractor. The multiplier based on this concept em-
ploys various resistive components and leads to serious 
problems such as large power consumption and large offset 
error. To overcome these issues, the four-quadrant multi-
plier based on switched capacitor technique has been pro-
posed by Yasumoto and Enomoto [20]. The multiplier 
exhibits excellent characteristics such as low THD, large 
dynamic range and high-speed operation. Most of the mul-
tipliers based on MOS square law characteristics have low 
input range and small bandwidth. To overcome this issue, 
various BiCMOS based multipliers have been reported in 
[21–23]. These multipliers combine the high input imped-
ance property of MOS transistor along with the linearity 
and high speed of bipolar transistors. Another technique to 
implement analog multiplier is the use of active blocks 
[24], [25] such as operational amplifiers, current convey-
ors, and second generation current-controlled conveyors. 
Recently, the multipliers based on FGMOS transistors  
[26–29] have gained wide popularity because of their high 
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input range. But most of these designs operate at high 
supply voltage and have complex structure. This paper 
presents a very simple four-quadrant multiplier based on 
square law characteristic of FGMOS, consisting of eight 
FGMOS transistors and two resistors only.  
This paper is organized as follows: The basic struc-
ture and operation of FGMOS transistor is described in 
Section 2. The principle of operation of the proposed mul-
tiplier is presented in Section 3. Second order effects over 
the proposed configuration are discussed in Section 4. 
Section 5 deals with the simulation results. Finally the 
conclusions are drawn in the last section. 
2. FGMOS Transistor 
FGMOS is a multiple-input floating-gate transistor 
whose floating gate is formed by the first polysilicon layer 
and multiple-input gates are formed by the second polysili-
con layer. Symbol of N-input FGMOS with input voltages 
V1, V2…..VN and its equivalent circuit are shown in Fig. 1a 
and 1b respectively.  
 
Fig. 1a. Symbol of N-input FGMOS. 
 
Fig. 1b. Equivalent circuit of FGMOS. 
The drain current (ID) of the FGMOS transistor 
operating in saturation region is given by [10] 
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where Ci is the set of input capacitors associated with 
effective inputs and the floating gate; CFGD, CFGS and CFGB 
are the parasitic capacitances of floating gate with drain, 
source, and bulk respectively; VD, VS and VB denote the 
drain, source and bulk voltages respectively. QFG is the 
residual charge trapped in the oxide-silicon interface 
during fabrication process, β is the transconductance 
parameter and VT stands for the threshold voltage. 
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     is the total floating gate 
capacitance. Assuming Ci >> CFGD, CFGB and QFG = 0 [28], 
the drain current of FGMOS transistor in saturation region 
can be expressed as 
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where ki = Ci /CT. It can be seen from (2) that the multiple 
input voltages along with capacitance ratio can be used to 
cancel the threshold voltage term so as to get the perfect 
squaring function which in turn is used to realize the 
proposed multiplier. 
2.1 Analysis of Two-Input FGMOS Transis-
tor 
Two-input FGMOS transistor with inputs Vb (bias 
voltage) and Vin (input signal) is shown in Fig. 2.  
 
Fig. 2.  Two input FGMOS transistor. 
For 2-input FGMOS (with source grounded), the 
drain current equation (2) is modified as 
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From (3) the effective threshold voltage is given as 
[30] 
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2
T b
Teff
V k VV
k
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where k1 = C1 /CT, k2 = C2 /CT, are the capacitive coupling 
ratios and CT = C1 + C2 is the total capacitance after 
neglecting the parasitic capacitances. 
Equation (4) shows that the threshold voltage of the 
FGMOS transistor can be tuned and made much lower than 
the threshold voltage of the standard MOSFET by 
choosing proper values of Vb, k1, k2. 
Fig. 3 shows the DC transfer characteristic of  
FGMOS and standard MOS transistor. For the FGMOS 
transistor, the value of bias voltage Vb = 0.75 V and the 
capacitive coupling ratio k1 = k2 = 0.5. It is observed that in 
case of FGMOS transistor the threshold voltage is com-
pletely removed from signal path by choosing proper value 
of bias voltage. 
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Fig. 3.  Transfer characteristic of standard MOS and FGMOS 
transistor. 
3. Proposed Four-Quadrant Multiplier 
The principle of operation of the proposed multiplier 
is based on well known square-difference identity and is 
given by 
    2 21 2 1 2 1 24outV V V V V VV     . (5) 
It is evident from (5) that in order to implement the 
multiplier function, square of the sum and difference of 
two voltages V1 and V2 are needed. The squarer circuit 
(proposed by Gupta et al.) used to implement the squared 
sum and difference of two inputs V1 and V2 is shown in 
Fig. 4 [31].  
 
Fig. 4. Squarer circuit [31].
 The output current of the basic squarer [32] (formed 
by transistors M1 and M2) after neglecting the parasitic 
capacitances, channel-length modulation, mobility 
degradation and the body effect is given by 
 
 21 1 1 2 1 1 02 BS inS T inI k V k V V if Vo
    ,
 
(6)
 
  22 1 2 2 2 2 02 BS inS T inI k V k V V if Vo
    .   (7) 
If β1 = β2 =β, VT1 =VT2 =VT, k1 = k2 =k and kVB = VT 
then the output current of the squarer can be approximated 
as [32] 
 
 2
2 in
I kVo
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The input voltage Vin of the squarer is generated by 
voltage attenuator formed by FGMOS transistor M3 and 
M4. The output voltage of the attenuator is given by [26], 
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where kA = CA / (CA + CB), kB = CB / (CA + CB) are the 
capacitive coupling ratios and α = kA / (kA + kB), is the 
attenuation factor which can be tuned by choosing proper 
values of kA and kB. From (9) it can be seen that the offset 
voltage term (kA Vss – kB VC) / (kA + kB) can be cancelled by 
the proper choice of the bias voltage VC. For offset cancel-
lation, the bias voltage VC must be equal to 
 AC SS
B
kV V
k
 . (10) 
Assuming zero-output offset for the voltage attenu-
ator, the output current of the squarer using (8) and (9) is 
given as 
   21 22I k V Vo    . (11)\ 
If kα = keq, (11) can be written as 
   21 22 eqI k V Vo   . (12) 
It can be seen from (12) that the squarer (Fig. 4) gives the 
output current proportional to the difference of input volt-
ages V1 and V2 and the voltage range of the squarer can be 
determined by the factor keq. 
The proposed multiplier (Fig. 5) has been imple-
mented by using two squarers shown in Fig. 4. The first 
squarer (Fig. 5) has been formed by transistors M1, M2, 
M3, M4 with inputs V1 and V2; the second squarer has been 
formed by transistors M1d, M2d, M3d, M4d with inputs V1 
and -V2. Since the inputs are applied at the gates of 
FGMOS transistor, so the proposed configuration has very 
high input impedance. The output impedance of the pro-
posed multiplier can be given as 
 1 2out Ox OyR R r R r   (13) 
where R1 and R2 are the load resistances and rox,y is the 
small signal output resistance of the transistor (where x = 1 
or 2 and y = 1d or 2d). 
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Fig. 5. Proposed four-quadrant multiplier. 
The output of the squarer with inputs V1 and V2 is 
given by (assuming R1 = R2 = R) 
   2211 2 VVkRVV eqDDo   . (14) 
The output of the squarer with inputs V1 and -V2 is 
given by 
   2212 2 VVkRVV eqDDo   . (15) 
Thus the output of the multiplier using (14) and (15) 
is given as 
 21
2
21 2 VVRkVVV eqooout  . (16) 
It is evident from (16) that the output voltage Vout is 
equal to the four quadrant multiplication of input voltages 
V1 and V2 and the voltage range being determined by the 
factor keq. Therefore, the factor keq should be chosen 
properly so as to maximize the input range.  
4. Second Order Effects 
The operation of the multiplier has been analyzed by 
neglecting the deviations from ideal square-law character-
istics due to component mismatch, mobility degradation 
and temperature dependence. These non-ideal effects are 
the basic source of discrepancy between the ideal and 
simulated output voltage of the proposed multiplier. 
4.1 Component Mismatch 
Assuming that the load resistors of multiplier are R1, 
R2 and the mismatch between these resistors is ΔRL, the 
output voltage of the multiplier considering this mismatch 
is given by 
      2 21 1 2 2 1 22 2eq eqV R k V V R k V Vout      . (17) 
Equation (17) can be simplified as 
   2 2 21 2 1 2 1 22 ( )2 eq LV k R V V VV R Rout      . (18) 
It can be seen from (18) that the mismatch in load 
resistors R1 and R2 produces an error voltage proportional 
to the square of the two input voltages V1 and V2. 
4.2 Mobility Degradation 
Drain current equation including the mobility 
degradation effect can be modeled as 
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where θ is the mobility degradation parameter whose value 
is 0.1~0.001 V-1. Using Taylor series expansion equation 
(19) can be rewritten as 
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where Kn = µoCox. Considering mobility degradation effect 
and using (20) the output voltage of the multiplier can be 
modeled as 
 21 1 2eqV R k V Vout     (21) 
where the error in output voltage is given by 
  2 2 21 2 2 13eqR k V V V    . (22) 
Due to extremely small value of θ the output voltage 
of the multiplier will be slightly affected by the errors 
introduced due to mobility degradations. 
4.3 Temperature Effect 
The output of the proposed multiplier will vary 
because of the temperature dependence of its gain factor 
(βR), as can be seen from (16).  
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The temperature dependence of resistance R for any 
crystalline metal is given as 
  1T ref refR R T T      (23) 
where RT is the resistance at any temperature T, Rref is the 
resistance at reference temperature (usually 20°C but 
sometimes it is 0°C) and α is the temperature coefficient of 
resistance. 
Assuming R = 20 kΩ at 20 C , α = .004 (copper), 
from (23) the value of resistance R at 30 C is 20.8 kΩ and 
the percentage increase in resistance is approximately 4 %. 
The transconductance parameter β depends upon 
mobility of carriers; the temperature dependence of the 
mobility is given as 
 ( ) ( )r
r
TT T
T

        (24) 
where T is the absolute temperature (300 K), Tr is the tem-
perature at which the mobility is to be calculated, and γ is 
a constant between 1.5 and 2.0. According to (24), for tem-
perature variation of 10°C around room temperature the 
percentage decrease in mobility is 4.7 % (for γ = 1.5) and 
6.3 % (for γ = 2). 
For 10°C variation in temperature, increase in resis-
tance R is 4 % and decrease in mobility is 4.7 % or 6.3 % 
for γ = 1.5 and 2 respectively. 
According to (16), the output voltage variations 
caused due to temperature changes will be cancelled up to 
some extent. But for wider temperature range gain varia-
tions can be compensated to large extent by implementing 
load resistor using diode connected PMOS transistor. The 
resistance of diode connected MOS transistor is given by 
   -10 -MOS ox GS TR C V V . (25) 
It can be seen from (25) that for large value of the 
gate to source voltage the variation in threshold voltage 
with temperature can be neglected [18]. Above equation 
shows that for the temperature variation of 10°C around 
room temperature if decrease in mobility is 4.7 % as dis-
cussed above, the variation in resistance RMOS is just in-
verse and therefore, the variation in output voltage is can-
celled out.  
5. Simulation Results 
The designed circuits are simulated using Cadence 
Spectre simulator in TSMC 0.18 µm CMOS technology 
using ±0.75 V power supply. The design parameters of the 
proposed circuit are given in Tab. 1. The approximate 
value of VB (Tab. 1) is chosen by using equation kVB = VT. 
The value of threshold voltage VT has been taken from the 
TSMC 180 nm CMOS model file specified in Spectre 
simulator of Cadence and k = C1 / C2 = 1/2. At 
VB = 750 mV, the threshold voltage is being cancelled out 
in simulations. By using equation VC = (kA / kB)VSS the value 
of VC (Tab. 1) is chosen, where, kA / kB = CA / CB = 1/3 and 
VSS = –750 mV. 
 
Design parameters Values 
M1,M2,M1d,M2d : W=4.4, L=0.18 Transistor sizes  (µm) 
 M3,M4,M3d,M4d: W=0.54, L=0.18 
R1=R2 (kΩ) 20 
FGMOS capacitances(fF) CB = 432, CA = 144 
C1 = C2 = 100 
Bias voltages (V) VC = -0.25, VB = 0.75 
Tab. 1. Design parameters of the proposed multiplier. 
Since the floating gate (FG) of FGMOS does not have 
any connection to ground, the simulator cannot understand 
the floating gate and reports dc convergence problem 
during simulation. To avoid dc convergence error during 
simulation, model suggested in [10] has been used in this 
work. This model is based on connecting large value 
resistors in parallel with the input capacitors as shown in 
Fig. 6.  
 
Fig. 6. Simulation model of two input FGMOS. 
In this model the relation between resistances and 
capacitances can be given as follows: Ri = 1/(kCi) = 
1000 GΩ.  
The DC response of the multiplier is shown in Fig. 7.  
 
Fig. 7.  DC response of the multiplier. 
The figure shows that for input varying from -750 mV to 
750 mV the output of the multiplier varies linearly up to 
±250 mV but significant nonlinearities occur for input 
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voltages higher than ±250 mV. The proposed multiplier 
operates at low supply voltage (±0.75 V) with total quies-
cent power consumption of only 35.28 µW. The linearity 
error corresponding to V1 = 750 mV and V2 = 500 mV is 
4.1 %. 
The input and output impedance plots for the pro-
posed multiplier are shown in Fig. 8a and 8b respectively. 
It is observed from the figures 8a and 8b that the suggested 
topology has the high input impedance of 192 GΩ and 
moderate output impedance of 19 kΩ respectively.  
 
Fig. 8a.  Input impedance. 
 
Fig. 8b.  Output impedance. 
The Total Harmonic Distortion (THD) for the pro-
posed multiplier with V1 as 1 kHz sinusoid while V2 as 
750 mV is shown in Fig. 9. The maximum THD due to 
second order effects, such as component mismatch, mobil-
ity degradation and temperature variation is about 6.8 %. In 
the proposed circuit for input voltage up to 90 mV, THD is 
less than / equal to 1% and the input noise is 457.5 µVrms. 
Using these values the input dynamic range is found to be 
45.8 dB.  
The dynamic range of the circuit can be increased by 
varying both the capacitive coupling ratios and the aspect 
ratios of the transistors. Fig. 10a shows the DC response of 
the proposed multiplier for the capacitor values of 
CB = 432 fF, CA = 54 fF and the corresponding THD plot is 
shown in Fig. 10b. In the proposed circuit for input voltage 
up to 130 mV, THD is less than / equal to 1 % and input 
noise is 389.4 µVrms. Using these values the input dynamic 
range is found to be 50.4 dB. The dynamic range of the 
proposed circuit increases at the cost of reduced output 
voltage range. 
 
Fig. 9.  THD plot. 
 
Fig. 10a.  DC response of the multiplier for CB = 432 fF and 
CA = 54 fF. 
 
Fig. 10b. Percentage THD for CB = 432 fF and CA = 54 fF. 
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Fig. 11a shows the DC response of the proposed 
multiplier for the aspect ratios (W/L)1 = (W/L)2 = (W/L)1d 
= (W/L)2d = (24 µm / 6 µm) and the corresponding THD 
plot is shown in Fig. 11b. In the proposed circuit for input 
voltage range up to 170 mV, THD is less than or equal to 
1 % and input noise is 484.8 µVrms. Using these values the 
input dynamic range is found to be 50.8 dB.  
 
Fig. 11a.  DC response of the multiplier for (W/L)1 = (W/L)2 = 
(W/L)1d = (W/L)2d = (24 µm / 6 µm). 
 
Fig. 11b. Percentage THD for (W/L)1 = (W/L)2 = (W/L)1d = 
(W/L)2d = (24 µm / 6 µm). 
The frequency response of the multiplier at different 
values of temperature is shown in Fig. 12a. It can be seen 
that as the temperature varies from -50°C to 50°C the gain 
of the multiplier varies from -25.2 dB to -13.9 dB and the 
pole frequency varies from 205.6 MHz to 168.9 MHz 
respectively. 
The frequency response of the multiplier with tem-
perature compensated gain is shown in Fig. 12b. For tem-
perature compensation the load resistors R1, R2 are replaced 
by diode connected PMOS transistors with W = 10.8 µm 
and L = 0.18 µm. The frequency response of the tempera-
ture compensated multiplier shows that as the temperature 
varies from -50°C to 50°C the variation of gain is very 
small (-19.0 to -19.5 dB) and the pole frequency varies 
from 77.7 MHz to 155.5 MHz respectively. 
 
Fig. 12a. Frequency response of the multiplier at different 
temperatures. 
 
Fig. 12b. Frequency response with temperature compensated 
gain. 
Finally, to demonstrate the effectiveness of the pro-
posed configuration the circuit has been employed as 
an amplitude modulator, as shown in Fig. 13. The carrier 
 
Fig. 13a.  Carrier input signal V1. 
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Fig. 13b. Modulating input signal V2. 
 
Fig. 13c. Output of the amplitude modulator. 
 
Fig. 13d. Spectrum of the output of the amplitude modulator. 
input V1 with frequency 1 MHz, amplitude 750 mV and the 
modulating input V2 with frequency 50 kHz, amplitude 
750 mV are shown in Fig. 13a and 13b respectively. The 
modulated output waveform is shown in Fig. 13c and its 
spectrum is shown in Fig. 13d. From Fig. 13d it can be 
seen that the maximum distortion peak is 20 dB below the 
desired modulation 
Tab. 2 compares the performance parameters of the 
proposed circuit with various commercially available 
multipliers (AD633, AD734, AD835) and the multipliers 
based on CMOS/BJT/FGMOS technology. 
It is observed that among all the multipliers men-
tioned in Tab. 2, the proposed configuration has the highest 
input impedance of 192 GΩ which makes the signal source 
loading effect negligible in the circuit. Apart from this, the 
 
Parameters AD633 AD734 AD835 [22] [23] [27] [28] [29] Proposed 
Technology  
(µm) 
NA NA NA 0.35 1 2 0.8 0.35 0.18 
Maximum 
Supply Voltage 
(V) 
±18 ±16.5 ±5.5  
 
1.5 ±1.5 ±2.5 ±1 2 ±0.75 
Input range ±10 V 
 
±12.5 V ±1 V 
 
±60 mV ±0.8 V 
 
100 %  of 
supply 
voltage 
100 %  of 
supply 
voltage 
100 %  of 
supply 
voltage 
100 %  of 
supply 
voltage 
Linearity error 
(%) 
±1 
 (X=±10 
V) 
(Y =+10 
V) 
0.05 
(X=±10 
V) 
(Y =+10 
V) 
0.5 
(X=±1V, 
Y=1V) 
< 3.2 
(for input 
range  ±60 
mV) 
< 2 
(for input 
range ±0.8 
V) 
< 0.5 
(for input 
range  
±2.5 V) 
NA 0.0081 4.1 
(V1=750mV,  
V2=500 mV) 
No. of 
Components 
NA NA NA 8 PMOS, 2 
Resistors, 4 
Biasing 
current 
sources 
8 NMOS, 
4 BJT, 2 
Resistors 
9 
FGMOS, 
2 
Resistors, 
3 biasing 
current 
sources 
4 FGMOS, 
2 MOS, 1 
OTA 
6 
FGMOS, 
6 MOS, 3 
biasing 
current 
sources 
8 FGMOS, 2 
Resistors 
Power 
consumption  
NA NA NA 6.7 µW  
(Maximum) 
50 µW 
(Static) 
NA Large power 
consumption 
NA 35.28 µW 
(Static) 
Input resistance 10 MΩ 50 kΩ 60 kΩ NA NA NA NA NA 192 GΩ 
Output resistance NA NA NA NA NA NA NA NA 19 kΩ 
Bandwidth 
(MHz) 
1 10 250  0.26 10 NA NA 1400 173 
THD (%) NA NA NA 4.2  NA NA 1.4 2.6  6.8 
Tab. 2.  Comparison of various conventional and proposed multipliers. 
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proposed multiplier has the simplest structure, operates at 
the lowest supply voltage of ±0.75 V and has low quiescent 
power consumption of 35.28 µW at the cost of low 
linearity. 
The layout of the proposed multiplier is shown in 
Fig. 14 and the associated layout-level simulations are 
given in Figs. 15–17. Fig. 14 shows that the designed 
multiplier occupies an area of 69.9 × 26.4 µm2. All the DC 
responses (Fig. 15a, 16a, 17a) have been obtained by 
varying V1 from -750 mV to 750 mV and V2 = -750 mV. 
 
Fig. 14.  Layout of the proposed multiplier. 
The proposed multiplier is based on only NMOS tran-
sistors; therefore it has three process corners i.e. Typical 
(T), Fast (F) and Slow (S). The simulated DC and AC 
responses of the proposed circuit (Fig. 5) at different proc-
ess corners are shown in Figs. 15a and 15b respectively. 
Fig. 15a shows that at V1 = -750 mV and V2 =-750 mV the 
output voltages are 243.9 mV, 399.5 mV and 152 mV for 
the process corners T, F and S respectively. Similarly, at 
V1 = 750 mV and V2 = -750 mV the output voltages are  
-334 mV, -419 mV and -138 mV at process corners T, F 
and S respectively. The AC response (Fig. 15b) shows that 
at process corners T, F and S the gain varies from -15.6 dB 
to -4.9 dB and the corresponding pole frequency varies 
from 173.3 MHz to 282.4 MHz. 
The simulated DC and AC responses of the proposed 
circuit (Fig. 5) while considering the mismatch between the 
load  resistances  are  shown  in  Figs. 16a and 16b  respec- 
 
Fig. 15a. DC response at different process corners. 
 
Fig. 15b. Frequency response at different process corners.  
tively. The DC response (Fig. 16a) shows that as one of the 
load resistances varies from 18 kΩ to 22 kΩ (keeping other 
load resistance constant at 20 kΩ); the output voltage of 
the multiplier varies from -362 mV to -300 mV respec-
tively. The frequency response (Fig. 16b) shows that as 
one of the load resistance varies from 18 kΩ to 22 kΩ the 
gain of the multiplier varies from -16.25 dB to -14.9 dB 
and the pole frequency varies from 163 MHz to 173 MHz 
respectively. 
 
Fig. 16a.  DC response at different values of load resistance. 
 
Fig. 16b. Frequency response at different values of load 
resistance. 
RADIOENGINEERING, VOL. 23, NO. 4, DECEMBER 2014 1159 
The simulated DC and AC responses of the proposed 
circuit at different temperatures are shown in Figs. 17a and 
17b respectively. The DC response (Fig. 17a) shows that as 
the temperature varies from -50°C to 50°C the output volt-
age of the multiplier varies from 109 mV to 277 mV for 
V1 = -750 mV and V2 = -750 mV. Similarly, as the tem-
perature varies from -50°C to 50°C the output voltage of 
the multiplier varies from -113 mV to -395 mV for V1 = 
750 mV and V2 = -750 mV. The frequency response 
(Fig. 17b) shows that as the temperature varies from -50°C 
to 50°C the gain of the multiplier varies from -27.4 dB to  
-13.4 dB and the pole frequency varies from 155.2 MHz to 
125.8 MHz respectively. 
 
Fig. 17a.  DC response at different temperatures. 
 
Fig. 17b. Frequency response at different temperatures. 
6. Conclusions 
In this paper, a simple FGMOS transistor based four-
quadrant multiplier has been proposed. First the sum and 
difference of the input voltages are squared and then their 
difference is taken so as to generate the four quadrant mul-
tiplier function. The proposed circuit operates at ±0.75 V 
with quiescent power consumption of only 35.28 µW and 
the bandwidth of approximately 173 MHz. Thus the newly 
developed four-quadrant multiplier is one of the best 
choices for low voltage/low power analog signal process-
ing applications. 
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